Forum Post: RE: Verilog $random seems to be not random

Okay, I found that (for whatever reason) it works when I place the seed variable outside of the for loop: @ ( initial_step ) begin seed=32134 for (1=0; i<10; i=i+1) begin myvar[i]= $rdist_uniform(seed,-1,1) end end