I want to generate layout netlist so that I can compare with the schematic netlist (LVS). In general this is done by physical verification tools where it is taking so much time to generate the layout.sp(layout netlist). I think we can reduce the run time if we have layout netlist directly from icfb and all we have to do is comparison. Please tell me is this possible ?? Thanks, Ganesh Doddipatla.
↧