Quantcast
Channel: Cadence Technology Forums
Viewing all articles
Browse latest Browse all 62735

Forum Post: RE: Measuring Layout Geometry

$
0
0
Andrew, First, we appreciate your time dedicated in this question. We inserted a Figure to exemplify our intentions. We are evaluating the reliability from part of the VDD line. We are assuming that VDD_1_8, for example, is the bottleneck. So, it is important to construct that table to evaluate our circuit. Thanks, Rafael

Viewing all articles
Browse latest Browse all 62735

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>