Hi Lawrence, Thank you for your detailed answer. Since we're using Verilog as well, I understood from some of the documentation I've read that the portOrder cv property is important. Is there a special procedure to add the portOrder, or is simply a matter of: cv->portOrder = list( ... ) Thanks in advance. With kind regards, Sjoerd
↧