Steve, I do have a relative propagation delay match group for each section of the bussed diffpair. i.e FPGA to DDR1, DDR1 to DDR2, DDR2 to DDR3 and so on. That's not the problem. Tuning the static phase for each diffpair section has to be done first before you can tune the prop delay for each match group. But the static phase can not be defined by pin pairs. As it turns out, each diffpair section is the target trace for each prop delay group. I did figure out a work around though. I routed each section of the diffpair and tuned the static phase for each section, one at a time....before routing the section from FPGA to DDR1. Static phase tune is now resolved for each section of the diffpair.
↧