What I meant was a differential voltage measurement between the cap node( node that touches the Gate and Drain of the FETs) and VSS.
↧
Channel:
Cadence Technology Forums
X
Are you the publisher?
Claim or
contact us
about this channel.
X
0
Channel Details:
- Title: Cadence Technology Forums
- Channel Number: 65272536
- Language: English
- Registered On: May 30, 2016, 2:08 pm
- Number of Articles: 63427
- Latest Snapshot: June 28, 2025, 5:25 am
- RSS URL: http://community.cadence.com/cadence_technology_forums/rss
- Publisher: https://community.cadence.com/cadence_technology_forums/
- Description: Network with other Cadence users and Cadence technologists...
- Catalog: //cadence361.rssing.com/catalog.php?indx=65272536
© 2025 //www.rssing.com