Hi, I am designing the schematic and layout using Cadence Virtuoso version IC6.1.6-64b.500.8 For debugging the LVS errors, I am manually doing it using circuit theory. Nothing else.
↧