So I’m a senior in computer engineering and currently taking an advanced digital systems design course. My professor has opted the require us to do our labs using high level synthesis as opposed to VHDL like before. My question is if that’s even beneficial to the student? I feel like it will create an abstraction that breaks away from thinking of your design at a hardware level and up to a language like C. Maybe I’m wrong, any opinions?
↧