Forum Post: Adding wreal input and output bus in verilog-AMS

Dear All, I need to add wreal input and output bus to a model code written already in VerilogAMS. I tried to add wreal input/output port like "output wreal [4:0] data_out". But this gives error during compilation. Is there anyways I can achieve the above ? Kind Regards,