I'm assuming your reference clock is 86.25MHz and you have a divide-by-8 in the PLL loop? Your VCO output frequency seems to be wandering quite a bit - do you have a dead band in your phase detector? It's probably easiest to deal with this through customer support (submit a support case after logging in), to be honest, as seeing your design/setup would make it easier to debug. Andrew
↧