Quantcast
Channel: Cadence Technology Forums
Viewing all articles
Browse latest Browse all 63719

Forum Post: RE: Characterization of Full adder that use transmission gates using liberate

$
0
0
When I tried to use -harness option, I faced this error for all of the inputs and outputs for Full adder. *Error* Hash name "A" is already in use indicating internal inconsistencies; some entries for altered circuit will be ignored... It caused also other errors. ERROR (LIB-206): Thread number '9' reported simulation errors for arc: 'cell:'HFA', r_pin:'A', r_pin dir:'r', pin:'Cout', pin dir:'r', type:'combinational rise_transition' when: B&!Cin, vector:'RxxRx', svec: 01010101' during 'simulation'. ERROR (LIB-6119): (char_library): Nov 7 11:51:13 Thread 9: cell:'HFA', r_pin:'A', r_pin dir:'r', pin:'Cout', pin dir:'r', type:'combinational rise_transition' when: B&!Cin, vector:'RxxRx' simulation FAILED (completion 1%) with error message: ERROR (CMI-2194): VA: Waveform type must be specified if any waveform parameters are given.

Viewing all articles
Browse latest Browse all 63719


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>