Thanks for the reply tpylant what if we have to access a port list module inst(a,b); input logic a; output logic b; endmodule
↧
Channel:
Cadence Technology Forums
X
Are you the publisher?
Claim or
contact us
about this channel.
X
0
Channel Details:
- Title: Cadence Technology Forums
- Channel Number: 65272536
- Language: English
- Registered On: May 30, 2016, 2:08 pm
- Number of Articles: 62925
- Latest Snapshot: May 16, 2025, 3:29 pm
- RSS URL: http://community.cadence.com/cadence_technology_forums/rss
- Publisher: https://community.cadence.com/cadence_technology_forums/
- Description: Network with other Cadence users and Cadence technologists...
- Catalog: //cadence361.rssing.com/catalog.php?indx=65272536
© 2025 //www.rssing.com