Dear all, I am using the cadence virtuoso version IIC6.1.7-64b.500.19 and tsmc 65 nm pdk. When i have design the layout, i am not getting the metal layer color for the pin generation of all metals. I don't know why this problem is coming. Can anyone please help me with the same ? i am not able to attach the image.
↧