Hello All, How is the netlisting done generally. I want to understand for example , an ams netlist will have instantiation of components in Verilog format. From where these ports for the models are picking up. I can see in the model files for each component there are some parameters like length , width etc. In the netlist these are passed in Verilog format while instantiating that model using "analogmodel". Thanks in advance
↧