Quantcast
Channel: Cadence Technology Forums
Browsing all 62688 articles
Browse latest View live
↧

Forum Post: RE: PVS-QRC flow and QRC_Advanced_Modeling licence

Thank you Andrew I found it. I also managed to sort things out with the second and third thing by carefully going over the needed files and how to instantiate them. I was also missing an extview.rul...

View Article


Forum Post: RE: PVS-QRC flow and QRC_Advanced_Modeling licence

Hi Jelena, I probably would suggest you either contact the foundry or customer support - I'm not sure of the answer to this and it probably would need specific knowledge of the precise technology...

View Article


Forum Post: RE: Can Cadence export .xdc files for Xilinx Vivado?

Hi oldmouldy, We already start FPGA design, just need to update pin assignment info in Vivado. Suppose we install latest hotfix, could we export xdc files from cadence? Thanks.

View Article

Forum Post: SKILL IDE - Tab setting

Hello, Is there a way to to set an option in SKILL IDE where pressing TAB would indent 2 or 3 characters only, not a tab character. Also, is there a way to re-indent my file loaded in IDE? I've...

View Article

Forum Post: RE: How do I override irunArgs being set by the ADE state when...

Thanks Andrew, I'll give that a try after the holidays. It would be nice to just eliminate the ADE state altogether.

View Article


Forum Post: RE: How to get current session of an opened ADE Verifier view.

Hi Andrew As mentioned in the cadence custom support, I have developed a script to load the "custom field" value. As "verifSetReqCustomFieldValue()" requires the session of Verifier, I'd like to use...

View Article

Forum Post: RE: How to get current session of an opened ADE Verifier view.

Hi Yi, Because the UI for Verifier is not done with the usual hi or de APIs, custom bind keys or menus are not supported, nor is the idea of having a custom menu. However, I think there should be a way...

View Article

Forum Post: RE: Python SKILL communication, big data

[update] here you can find the solution: github.com/.../CadenceSKILL-Python

View Article


Forum Post: skill command available to return if an expression has no fails...

Is there a skill command to return if a certain expression in adexl has no fails/all pass in the current runset? I have a couple of expressions with limits, say expr1 < ulim1, expr2 < ulim, expr3...

View Article


Forum Post: RE: Can Cadence export .xdc files for Xilinx Vivado?

Hi oldmouldy, I am glad to found that ORCAD could export UCF file(an older pin configuration format for ISE), and then UCF could be converted to .xdc file in Vivado. However, the exported .ucf file...

View Article

Forum Post: RE: Can Cadence export .xdc files for Xilinx Vivado?

the operation is In OrCAD Capture try Tools - Export FPGA....choose UCF

View Article

Forum Post: RE: Can Cadence export .xdc files for Xilinx Vivado?

Hi oldmouldy, I tried right click on FPGA symbol and use "Export FPGA", choose UCF or CVS, get "pin number" and "net name" information. However, I got no info about pin's direction, io standard......

View Article

Forum Post: Enhancing the status toolbar.

I'd like to add functionality to the status toolbar on Virtuoso Layout-XL, for instance to indicate whether gravity is turned on or turned off (like the P/F indicator for Partial or Full select). Is...

View Article


Forum Post: RE: Enhancing the status toolbar.

No, this isn't possible currently. You'd have to add a create and add a new toolbar instead. You could then use envRegSetTrigger("layout" 'yourFunction) to trigger when the environment for layout...

View Article

Forum Post: RE: skill command available to return if an expression has no...

The answer is no. I think it needs an enhancement - there's enhancement CCR 907219 which is asking for a SKILL function to retrieve the pass/fail status from the result database, but even if you had...

View Article


Forum Post: RE: SKILL IDE - Tab setting

The SKILL IDE in IC617 (under Options->Editor) has the Emulate Tabs check box which does what you want: If you're asking (in your second question) about re-identing with some automatic style the...

View Article

Forum Post: RE: How to import TSMC 180 nm standard I/O Library TPD018NV into...

hi, you can verufy on this link community.cadence.com/.../31555

View Article


Forum Post: design variable & screen scrolling issues

Hi, I use OCEAN for post-processing, and recently it cannot see the design variable, even though it's there when you view the netlist. I've also opened the result browser, and I cannot find it under...

View Article

Forum Post: Listing All Modules And Blocks In Innovus Using dbGet.

Hello , I am working on a project with node 28nm . I would like to list all the modules (soft macros) and Blocks (Hard Macros) Using dbGet. Can Anyone help me. Any help would be greatful Regards...

View Article

Forum Post: RE: Problem with Assura QRC

How can i find this source link solution 11146598 in the community forum? I am new to this forum.. I am facing similar kind of warning *WARNING* dbOpenCellViewByType: must specify either libName or...

View Article
Browsing all 62688 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>