Quantcast
Channel: Cadence Technology Forums
Browsing all 62771 articles
Browse latest View live
↧

Forum Post: RE: Encountered a fatal error while compiling the ahdlcmi module...

[quote userid="636810" url="~/cadence_technology_forums/f/custom-ic-design/58856/encountered-a-fatal-error-while-compiling-the-ahdlcmi-module-library/1397043#1397043"]Would you happen to know if we...

View Article


Forum Post: RE: Is there a Calculator function like firstVal to get the y-value

[quote userid="4936" url="~/cadence_technology_forums/f/custom-ic-design/58909/is-there-a-calculator-function-like-firstval-to-get-the-y-value/1397163#1397163"]It doesn't have the functions to register...

View Article


Forum Post: Bit order after flatten_complex_ports

Hi all! I have the follow SV structure definition: typedef struct packed { logic [1:0] buf_gain; logic [1:0] pre_amp_gain; } global_bit_t; This structure is used as the type of a port on my toplevel....

View Article

Forum Post: Non-plated mechanical hole not following the spacing rule in...

I'm using Allegro V17.4 for my layout. I assigned 10 mil rules for Hole and Thru pin away from Shape in the Constraint manager. But the backoff only came out to be 8 mil from GND shape. The shape and...

View Article

Forum Post: RE: Non-plated mechanical hole not following the spacing rule in...

Hello Tiffany, I'm having the same exact trouble. Perhaps this is a bug? The work-around:

View Article


Forum Post: NSMetal violation

Hello, I have a DRC rule violation and get the following error: NSMETAL: ( Non-sufficient Metal Overlap ) Regular Wire of Net intf_ctrl/crc_cal_rev_8_cn ( MET1 ) Bounds : ( 537.365, 357.260 ) (...

View Article

Forum Post: Skill script for push up and pull down the sub blocks to next...

Can any one help me out the script for pull down and push up. Skill script for push up and pull down Push up the sub blocks to next level of layouts and Pull down the sub blocks from top level to...

View Article

Forum Post: Stacked vias

Hi, I am trying to create via stack by identifying the metals and placing the required via at particular location. Can someone help me with this. Regards, Shivani

View Article


Forum Post: RE: Stacked vias

Have you looked at using the "via" SKILL functions? These begin with "via" (so search in cdsFinder for "via" and check the "Match beginning" checkbox). Andrew

View Article


Forum Post: RE: Skill script for push up and pull down the sub blocks to next...

"Push up" - This is equivalent to flattening hierarchy from the level above. Is this not an option? "Pull down" - This is equivalent to the level above.... unless you want to "pull" selective...

View Article

Forum Post: RE: Product option not showing properly in Allegro X version?

Hi Kabaleeswaran , If the product choices dialog box does not come after invoking the software, it might be because the user selected the Use as default option. To address this, once the software is...

View Article

Forum Post: RE: Non-plated mechanical hole not following the spacing rule in...

"holes" are left by Pad Suppression, they are not Mechanical Holes. The Mechanical Hole spacing is controlled from the Constraint Manager, Analyze>Analysis Mode, Design, Mechanical Spacing and the...

View Article

Forum Post: RE: AWR Design Environment Compatibility Inquiry - Version V22.1

Hi rohan02, I am not very sure in which respect you are asking about the compatibility between v16 and V22.1. There is some changes in optimizers in both version, to know about that check the...

View Article


Forum Post: RE: Stacked vias

Thanks for the response Andrew. I looked into two options. Option1: shapes=geGetSelSet() cvId = geGetEditCellView() tech = techGetTechFile(cvId) constraintGroupId = cstFindConstraintGroupIn(tech...

View Article

Forum Post: RE: Stacked vias

Is it possible to modify via Options? that might serve the purpose. Regards, Shivani

View Article


Forum Post: RE: Stacked vias

Shivani, Yes. Use: myViaOptions->automatic->minNumCuts=2 Andrew

View Article

Forum Post: RE: Saving Internal Junction Temperature of VBIC Bipolar...

Thank you for your reply. Unfortunately, I still didn't find a way to save the junction temperature. I'm waiting for a reply from the foundry, hopefully they can point me into the right direction.

View Article


Forum Post: RE: Stacked vias

It worked. Thank you Shivani

View Article

Forum Post: RE: Non-plated mechanical hole not following the spacing rule in...

Thank you so much for your explanation.

View Article

Forum Post: RE: Axlmeterupdate issue with macro

setwindow pcb generaledit artwork setwindow form.film_control FORM film_control missing_films FORM film_control ok setwindow pcb generaledit This is the macro script file which i am running. Macro...

View Article
Browsing all 62771 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>