Quantcast
Channel: Cadence Technology Forums
Browsing all 62909 articles
Browse latest View live
↧

Forum Post: Inductor in Cadence Virtuoso

Hello, I do not have an inductor in my technology and have never done before. Can someone provide me some guideline on how to create an inductor in cadence virtuoso in my technology? Schematic and...

View Article


Forum Post: RE: Inductor in Cadence Virtuoso

Please do not post the same question in more than one forum (the forum guidelines - the pinned post at the top of each forum) ask you not to do this. You might want to consider EMX Designer ; this is a...

View Article


Forum Post: RE: Inductor in Cadence Virtuoso

I think I have some tools integrated in my environment to simulate the EMI. But I need a guideline on where to start. Should I draw only the layout firstly and how? and then simulate it with these...

View Article

Forum Post: RE: Display Your Know How: Thermal Relief

Hi excellon1, we are loving this discussion. Thanks for all your inputs! You make a good point about the area of the copper. Yes the through-hole pin may not need thermal reliefs for this connection to...

View Article

Forum Post: RE: Display Your Know How: Thermal Relief

Gold star answer - thank you FalcomPeter !! Agreed, changing the narrow trace on the right side pin of the surface mount component will help to balance the thermal properties of this part which will...

View Article


Forum Post: RE: Libmanager callback always prints stack trace despite errset()

yeah, that did it, can you please have them fix the documentation? kinda annoying that libmanager introduces a different execution context procedure(_amCopyStdCellToRelease(caller, libName, cellName,...

View Article

Forum Post: RE: Libmanager callback always prints stack trace despite errset()

That's not us that's doing that - the _stacktrace variable should not be different in each case - I can only imagine you have something in your environment which is setting _stacktrace. Note that the...

View Article

Forum Post: RE: Libmanager callback always prints stack trace despite errset()

That was my first thought too, that maybe SOS was mucking things up. The above behavior was verified in a base environment without any addons or PDKs Also, this is ICADV20.1-64b.500.34

View Article


Forum Post: RE: Display Your Know How: Thermal Relief

Example of thermal balancing of smd pins with no thermal reliefs (full contact with copper planes)

View Article


Forum Post: RE: Libmanager callback always prints stack trace despite errset()

I take it all back. It is us doing this. In the code which executes the callback on the Virtuoso side from the library manager, it temporarily sets _stacktrace to 10 and then restores it afterwards. I...

View Article

Forum Post: RE: Variant STEP Export using Skill

Hi Juuls, can you please try the new command " 3d_export" This uses the 3DX engine using OrCAD X/Allegro X licenses. It also has more optional arguments which can be found by adding -help to the...

View Article

Forum Post: RE: Display pads coordinates

For the Coordinate of Pins you can use Symbol Pin Report. Tools>Reports>Symbol Pin Reports. Using datatips we can get Pin Location when you hover your mouse over the pin. For Customizing...

View Article

Forum Post: RE: Detected Layer-to-Layer Polygons that overlap

You can use a script in OrCAD/Allegro Skill (SKILL) to detect overlapping polygons layer by layer. The general approach is: Iterate through all layers and extract voltage polygons. Compare each polygon...

View Article


Forum Post: RE: How to use cmxlExportFile()

The l_options argument documentation doesn't show anything related to output file type, so submit an enhancement request

View Article

Forum Post: RE: Thermal relief on ORCAD pcb editor

Hi AA, can you clarify if your problem is that "only" the vias get the thermal reliefs; and not the pins? Sorry but I wasn't quite sure from your description. Please note that it is possible for...

View Article


Forum Post: swapping net names

hello is there an easy way to swap the net names? i finished my design but i found out some nets needed to be swapped. for instance, my design has net_a and net_b. i change net_a to net_ax so that i...

View Article

Forum Post: RE: Variant STEP Export using Skill

Hi John, thanks for you reply. Unfortunately, this also does not support exporting step files that only contains the components of each variant. The "step_out" had the option to export only the...

View Article


Forum Post: Passing Global Variable to Matlab function

I have Matlab function (find_dc) as expression in ADE assembler. I would like to pass the value of global variable (start_eval) to the function. I have tried the syntax : find_dc('txoutp',...

View Article

Forum Post: Toggle subclasses for the current active class

Hello All, For the question below, does anyone already have a working solution (SKILL/WoW)? Currently, funckey + subclass -+ (toggles the visibility, top to bottom) funckey - subclass -- (toggles the...

View Article

Forum Post: RE: swapping net names

I assume you don't have a schematic you can edit. Put the board into a folder and export all libraries. File / export netlist / with properties. Edit and save this netlist. Import the edited netlist...

View Article
Browsing all 62909 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>