Forum Post: RE: Capture database linking
Think I have it figured out. The problem was that we have custom names for the part number property (MFGR_PN). What I did was copy the MFGR_PN column and paste it into Part_Number. Now it will link....
View ArticleForum Post: RE: Simulation of voltage doubler
Since this is a more design related question, you may be better off asking on http://www.designers-guide.org/Forum/ Andrew
View ArticleForum Post: RE: pass ncsim commands through irun
If there is, I don't know how to do this (without spending some time hunting - maybe there is). Probably more of a Functional Verification question than mixed-signal. I suggest you contact customer...
View ArticleForum Post: How to judge a VIP is a good VIP?
How to judge a VIP is a good VIP? And in the process of development, what we should be careful? Thank you
View ArticleForum Post: Cross Section Editor impedance calculator missing in 17.2?
Good morning, we recently upgraded our license from Allegro 16.4 to 17.2 and I am familiarizing with the new UI. I cannot find the impedance calculator tool that used to be in the cross section editor....
View ArticleForum Post: RE: Cross Section Editor impedance calculator missing in 17.2?
Double-click on the "Signal Integrity>>" header cell to expand and show all of the Signal Integrity parameters.
View ArticleForum Post: Hierarchical design component used report
Using Concept, on a hierarchical design is it possible to generate a report that details components used per page within a block? I know PHY_PAGE will list the page number within a block but not...
View ArticleForum Post: RE: Cross Section Editor impedance calculator missing in 17.2?
Duh! Thank you very much. I thought I had tried that...
View ArticleForum Post: RE: Orcad Capture - Slow Graphics response on windows 10
Hey guys, I too have the same problem for 2 months now and god it it is annoying. I am trying to pinpoint the problem but i cannot. I have done fresh installations, changed drivers (radeon), i even...
View ArticleForum Post: Concept HDL - Hierarchical design component used report
Using Concept, on a hierarchical design is it possible to generate a report that details components used per page within a block? I know PHY_PAGE will list the page number within a block but not...
View ArticleForum Post: RE: Concept HDL - Hierarchical design component used report
You could add an attribute to all of your blocks, and then that attribute would be available in the BOM tool (and/or extracta). If you have nested blocks, I think it would only give you the lowest...
View ArticleForum Post: RE: Equal Spacing Spread Command
I just plop down 2 temporary vias to define the channel (with drcs, doesnt matter), spread, then delete the vias.
View ArticleForum Post: RE: Nested Sweeps in ADE XL
Hi, sorry for posting on such an old thread. I was looking for exactly this and the last reply says there was something being developed. Has been any update since the time of the original post (and...
View ArticleForum Post: Finding and Replacing all PCB Footprints in an Allegro/OrCAD...
Folks, I am working with a PCB bureau that uses Allegro 17.2. I was the one that originated the design schematic in Allegro Capture 17.2. The PCB bureau uses different symbol/PCB Footprint names than I...
View ArticleForum Post: VNCAP error
hi i am using virtuoso layout suite (v IC6.1.5.500.16.2). While using the vncap form technology library of 65nm CMOS; i am getting following error: " adjacent (interdigitated) Mx or By fingers must be...
View ArticleForum Post: RE: Nested Sweeps in ADE XL
ADE XL has a capability called "Measurement across corners" - in the outputs setup there is a column evalType which is normally "point" for each output. You can change that to corners which means that...
View ArticleForum Post: RE: VNCAP error
This is a question about the specific technology you're using - not the tool itself. Given that you didn't say which technology you're using, it's going to be difficult for anyone to answer - even...
View ArticleForum Post: RE: [Help] PADS layout to Allegro PCB translation
Send me .ASC file, in format 9.3 and BASIC form, I will translate to Allegro BRD file, my email is bcasjp@centrum.cz , Jiri
View ArticleForum Post: RE: PADS to ALLEGRO conversion
Send me .ASC file, in format 9.3 and BASIC form (PADSUNITS), I will translate to Allegro BRD file, my email is bcasjp@centrum.cz ,. Translation is not problém. Arcus
View ArticleForum Post: RE: Need someone to convert PADS to Allegro successfully
Send me PADS .ASC file, in format 9.3 and BASIC form, I will translate to Allegro BRD file, my email is bcasjp@centrum.cz , For this, you must do - load .PCB file to PADS - make output to .ASC file in...
View Article