Quantcast
Channel: Cadence Technology Forums
Browsing all 62619 articles
Browse latest View live
↧

Forum Post: RE: sevEvaluateAndPlotExpressions

Thanks Andrew for going out of your way to look into that. Glad to know it wasn't possible to combine strips. Best, Ryan

View Article


Forum Post: RE: How to get " the rotation & coordinate to the top " of the...

Andrew, Use the same layout hierarchy(design) : I use the command bindkey 'S' (Search & Replace) to find the same cell , it takes about 5 mins , I use the function , maybe it does not need so long...

View Article


Forum Post: RE: How to get " the rotation & coordinate to the top " of the...

Charley, My patience is running a bit thin here - you are consistently not providing enough information or being clear about what you're doing or what the problem is. Please contact customer support -...

View Article

Forum Post: dumpin out hierarchical netlist from genus

Hi, I have a top module and child modules synthesized,when i am dumpng out netlist i only get the top modules,I assume it is a flat netlist.But i need the hierachical netlist ,I searched for the...

View Article

Forum Post: RE: How to get " the rotation & coordinate to the top " of the...

Andrew, It 's very helpful and sorry unclear description. I will try to optimize your code. Thank you, Charley

View Article


Forum Post: RE: virtuoso Segmentation fault

Mr. Andrew, Thanks for your reply. I am using Virtuoso IC6.1.5.500.14 . Actually Virtuoso crash happened yesterday when I was viewing the circuit in Virtuoso XL. After that Whenever I try to open the...

View Article

Forum Post: RE: virtuoso Segmentation fault

Sanjay, You are worrying about the wrong thing. Whenever you start virtuoso, it will create a CDS.log file (typically in your home directory), and because virtuoso is writing it, it will lock it using...

View Article

Forum Post: RE: virtuoso Segmentation fault

Mr. Andrew, Thanks for clearing my wrong assumption. I am not running virtuoso in root but in other directory. You mentioned that crash can be recoverable using the mechanism you described previously....

View Article


Forum Post: RE: virtuoso Segmentation fault

Hi Sanjay, You are running as user root. That was the bad practice thing - not the directory you're running it. I didn't say anything about the crash being recoverable. I said that the lock can be...

View Article


Forum Post: RE: virtuoso Segmentation fault

Mr. Andrew, I switch to new version IC6.1.6.500.11 . Now I can able to view and run my schematics. Thanks for your patience and support. Regards, Sanjay

View Article

Forum Post: Why PSS gives OScillation to Free Running VCO without any initial...

Dear All, I simulated a LC oscillator in PSS in Oscillator mode even if I have not given any initial condition (Convergence Aid). While if I run the same oscillator in TRAN without any initial...

View Article

Forum Post: RE: Why PSS gives OScillation to Free Running VCO without any...

Almost certainly this is because the default option when enabling oscillator mode in PSS is "Calculate initial conditions (ic) automatically": I don't know which IC subversion you're using but this is...

View Article

Forum Post: RE: Why PSS gives OScillation to Free Running VCO without any...

Dear Andrew, Thanks a lot ! I am using IC616-ISR14. So, by running transient ( with the IC set as suggested by you),can I know the Initial Conditions ( i.e. the capacitor voltage and inductor current)...

View Article


Forum Post: RE: Why PSS gives OScillation to Free Running VCO without any...

Probably you'd just need to save them at time 0 - it's not recorded anywhere else.

View Article

Forum Post: Allegro crashes opening a new design after Skill routine uses...

Hi, I have written a routine to output the min track, gap and annular ring values etc which works ok. It will happily update text on drawing layers if they exist already. If the text does not exist the...

View Article


Forum Post: RE: Why PSS gives OScillation to Free Running VCO without any...

Dear RfStuff, If you are not doing so already, might I suggest you set the value of maxstep in your pss and transient simulations to a value of say, 1/20 or less, then the expected period of the...

View Article

Forum Post: RE: OrCAD Capture Tcl script to change page names

Try RenameObject takes a pointer to a DboBaseObject and a CString for the new name, DboPage derives from DboBaseObject so that would seem to be the way to go.

View Article


Forum Post: RE: Plot only selected parts in design.

I don't think so. What you could try is define FilmMask for the TestPoint padstacks, since this is likely to be an unused layer, then you could display just the FilmMask_Bottom. If the Tespoints are...

View Article

Forum Post: NCSU cdk does not have assura drc,lvs rcx rules.....

I downloaded and added NCSU cdk to cadence but it has diva rules only...so I am not able to do drc,lvs,rcx...since our institution cadence has only assura....I tried diva to assura conversion using the...

View Article

Forum Post: RE: Allegro crashes opening a new design after Skill routine uses...

Try registering your calling command as "interactive". Also, be careful naming functions with lowercase first letters (replaceText). Cadence gives no guarantee that there won't be a conflict with...

View Article
Browsing all 62619 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>