Quantcast
Channel: Cadence Technology Forums
Browsing all 63559 articles
Browse latest View live
↧

Forum Post: RE: detecting duplicated vias

It must go into a sub-folder named "64bit"

View Article


Forum Post: Export sessions to csv in cadence vmanager tool

Hi all.. I need to generate the regression report (of selected sessions) in the form of csv file in cadence vManager tool in Batch mode using batch mode commands. The command I used is - vmanager...

View Article


Forum Post: RE: Pin width change

I searched for same problem, but don't know what search exactly :) Ok Thanks For the info Andrew.

View Article

Forum Post: RE: About interposer and spacer?

And now we have a blog from Tyler on spacers: IC Packagers: The Spaces Between Your Dies

View Article

Forum Post: RE: How to get the dialog box ID for hiDBoxCancel function?

Hi Andrew, I have the same problem. I'm running simulation through SKILL and when finished I want to close ADE and virtuoso, but always getting pop-up dialog box which cause skill code never to finish....

View Article


Forum Post: RE: How to get the dialog box ID for hiDBoxCancel function?

I do sometimes wonder if anybody ever bothers reading the Guidelines for the Custom IC SKILL Forum Other than posting on an eight-year old thread, which only has limited relevance to the question being...

View Article

Forum Post: RE: Info on abeLayerFromNet and abeLayerFromShapes function

Paul, From a quick experiment, it follows the net through the hierarchy - assuming of course the net is connected to the instTerms of the instances and there are nets within those instances which are...

View Article

Forum Post: RE: Export sessions to csv in cadence vmanager tool

Hi Rahul. Full documentation of the command is available at this link:...

View Article


Forum Post: RE: Export sessions to csv in cadence vmanager tool

Hi Stephen. I am still getting the same error even after using the command you have put above. Also have you missed typing '-sessions' option in your command or is it not required? If I use the exact...

View Article


Forum Post: RE: Export sessions to csv in cadence vmanager tool

Maybe you missed my comment about -sessions? I'm not sure why you still get the error, maybe a sensible debug step would be to run vmanager in batch interactive mode, and try the csv_export command...

View Article

Forum Post: spectre cdl

hi,AE Can I do a simulation with the cdl netlist? I don't want to spice in the cdl to schematic. Thanks! best regards, nnlt.

View Article

Forum Post: RE: spectre cdl

In theory, yes. CDL is effectively a superset of SPICE - most of the additions are implemented using SPICE comments. However, there may be some differences: CDL nowadays in Physical Verification tools...

View Article

Forum Post: RE: Pin width change

Andrew, How about creating some sticky post on such topics? This can ensure more hit ratio of catching people's eye and such questions can be avoided. -Ramakrishnan

View Article


Forum Post: RE: Pin width change

Hi Ramakrishnan, Two issues: Nobody reads the forum guidelines which are a sticky post at the top of each forum (OK, I'm sure it's not "nobody", but given the number of times posts are made in...

View Article

Forum Post: RE: Schematic lost on Allegro Design Entry CIS [ERROR(ORCAP-1153)]

Bitcoin and cryptocurrencies is our future. But if you are a student and have no time to write essay, we can help you with it. We can write very cheap essays for you. Check our website...

View Article


Forum Post: Viewing Classes in Simvision

Hello all, I've just started creating a more robust test bench structure using classes. I've never tried to use classes in verification before and so I'm having some trouble understanding how to view...

View Article

Forum Post: Options for spectreFormatter class when running batch si netlister

Hello, I am trying to find additional options for the spectreFormatter that can be specified from si.env file to modify the output. Currently the main thing that I am looking for is the ability to...

View Article


Forum Post: RE: Symbol Name Report

skill (foreach sym axlDBGetDesign()->symdefs axlMsgPut("symbol %s" sym->name))

View Article

Forum Post: INNOVUS Short circuit violation

Hi I am using INNOVUS for P&R my design. In each run of place and routing some short circuit violations are observed on Metal1 after running geometry verification. The location of the violations...

View Article

Forum Post: PVS rule file syntax check

Hello Cadence team, I have been using cadence PVS for some time and I have noticed that PVS has the ability to show syntactical errors in the rules files. Basically, we get a red box around the rule...

View Article
Browsing all 63559 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>