Dear Yutao, > After simulation, I saw the node of interest is in the result browser, > which means the save statement is correct. Great! Spectre did save the correct node for you! > However, it still showed "eval error" in the ADE assembler GUI. > And then I found that the expression changed automatically. A slash is added at the > beginning of the net name, and the dot changes to slash. It is shown as below > and the changed part is highlighted by underline > Do you have the same experience? > Do you know why the expression changes automatically every time > the simulation run? Is there any problem I define the expression in the output setup? Yes. I have seen this issue before and simply change the syntax. In the GUI, the internal node uses a "/" for the top level cell and precedes it with a "/" whereas in the netlist, it contains only a "." following the top level instance name. There needs to be a "/" to denote that the node is internal to the instance i0. in the GUI. Otherwise, it thinks the node is at the top level of your test bench. Some information on this is in the forum posting at URL: community.cadence.com/.../oceanscript-postsim-net-name To faciliate your effort, you might consider using a deepprobe in your test bench to directly access the node as a top level node. A deepprobe element uses th synatx of the node in the netlist (as you did) and essentialy makes the net a top level signal. Hence, syntax changes should be eliminated. Information on the deeprobe instance may be found at URL: solution 11017972 or directly at URL: support.cadence.com/.../ArticleAttachmentPortal I hope this helps Yutao! Others in the forum may have other and better suggestions. Shawn
↧
Forum Post: RE: Plot an internal node voltage after post-layout simulation
↧
Forum Post: How to set a custom via as default via on VXL/GXL?
Hi Cadence Support Is there a way to set a custom via as the default via? What I am currently doing: 1. On vxl invoke 'Create via" 2. Choose via definition 3. Adjust rows, columns & cut size spacing to desired value. 4. Save then repeat doing this on each layout view. Is there a built in feature on vxl to do this faster? Do I need to load some skill files?
↧
↧
Forum Post: SI ANALYSIS CAPABILITIES IN ALLEGRO PCB EDITOR
How much frequency support in Si Analysis tool availabel inside Allegro PCB editor ?
↧
Forum Post: RE: How to select and delete all the floating nets in a cell
Hi Andrew , Can please send the code for Selecting and deleting the floating net(path) in layout. Thanks and Regards, Uma
↧
Forum Post: How to Select and Delete floating net(path) in the layout.
How to Select and Delete floating net(path) in the layout.
↧
↧
Forum Post: RE: Plot an internal node voltage after post-layout simulation
Dear Yutao, Dear Yutao, [quote userid="450514" url="~/cadence_technology_forums/f/custom-ic-design/42923/plot-an-internal-node-voltage-after-post-layout-simulation/1363940#1363940"]Do you have the same experience? [/quote][quote userid="450514" url="~/cadence_technology_forums/f/custom-ic-design/42923/plot-an-internal-node-voltage-after-post-layout-simulation/1363940#1363940"]After simulation, I saw the node of interest is in the result browser, which means the save statement is correct. [/quote] Great! Spectre did save the correct node for you! [quote userid="450514" url="~/cadence_technology_forums/f/custom-ic-design/42923/plot-an-internal-node-voltage-after-post-layout-simulation/1363940#1363940"]However, it still showed "eval error" in the ADE assembler GUI. And then I found that the expression changed automatically. A slash is added at the beginning of the net name, and the dot changes to slash. It is shown as below and the changed part is highlighted by underline[/quote][quote userid="450514" url="~/cadence_technology_forums/f/custom-ic-design/42923/plot-an-internal-node-voltage-after-post-layout-simulation/1363940#1363940"]Do you have the same experience? Do you know why the expression changes automatically every time the simulation run? Is there any problem I define the expression in the output setup?[/quote] Yes. I have seen this issue before and simply change the syntax. In the GUI, the internal node uses a "/" for the top level cell and precedes it with a "/" whereas in the netlist, it contains only a "." following the top level instance name. There needs to be a "/" to denote that the node is internal to the instance i0. in the GUI. Otherwise, it thinks the node is at the top level of your test bench. Some information on this is in the forum posting at URL: community.cadence.com/.../oceanscript-postsim-net-name To faciliate your effort, you might consider using a deepprobe in your test bench to directly access the node as a top level node. A deepprobe element uses th synatx of the node in the netlist (as you did) and essentialy makes the net a top level signal. Hence, syntax changes should be eliminated. Information on the deeprobe instance may be found at URL: solution 11017972 or directly at URL: https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1Od0000000nWEHEA2&pageName=ArticleContent I hope this helps Yutao! Others in the forum may have other and better suggestions. Shawn
↧
Forum Post: RE: How to select and delete all the floating nets in a cell
If the layout was done with Virtuoso Layout Suite XL (and has connectivity), then I think the code above should work for layout too. Regards, Andrew.
↧
Forum Post: RE: How to Select and Delete floating net(path) in the layout.
The forum guidelines ask you not to post the same question twice, and also ask you not to post on the end of old threads (which you did on the other copy of this question). I answered this here . Andrew.
↧
Forum Post: RE: Plot an internal node voltage after post-layout simulation
Shawn - FYI - this reply went to moderation because the system saw the repeated text in the post and thought it might be spam. It wasn't abusive, it was just the text analysis that's a bit dumb (better dumb than some of the spam we used to get in the past). Thanks for your help with answering posts here, I really appreciate it! Andrew.
↧
↧
Forum Post: RE: How to select and delete all the floating nets in a cell
Hi Andrew, Layout is done with Virtuoso Layout suite L. Thanks and Regards, Uma
↧
Forum Post: How to Select and Delete floating nets(path) in layout done by using Virtuoso layout suite L.
How to Select and Delete floating nets(path) in layout done by using Virtuoso layout suite L.
↧
Forum Post: RE: virtuoso command show running response
What is the UNIX environment variable $DISPLAY set to? Can you run (at the UNIX terminal) "xterm &" and see whether a terminal launches? it sounds as if your X environment is not set up properly. What are you using for display - are you directly on the Linux machine or are you using something like VNC, Exceed, NoMachine NX or something like that to display the graphics? Regards, Andrew.
↧
Forum Post: RE: How to Select and Delete floating nets(path) in layout done by using Virtuoso layout suite L.
Why are posting yet another duplicate of the question. Didn't you listen to what I just said? Andrew
↧
↧
Forum Post: RE: How to select and delete all the floating nets in a cell
That's not going to be easy then. I don't have any code to do that - you'd either need to write code to do shape chasing to determine whether anything is connected, or extract it using VLS XL functionality. Andrew.
↧
Forum Post: RE: virtuoso command show running response
i use xrdp(win10 remote) revise the display color to choice 24bits is worked now and MobaXterm is ok but now i face the another problem..i choice file =>new=>library the new library list is garbled ,is it correct ? the link of picture follow below https://imgur.com/hqkp8T4 thx
↧
Forum Post: RE: virtuoso command show running response
Sounds like the fonts are not set up correctly on your X server. Andrew.
↧
Forum Post: RE: SKILL function for getting point ID (or netlist directory) in ADE XL
Hey Andrew, sorry for bothering but I do have a follow up question. Actually your proposed command works fine to get the "point" result directory post simulation and as well when re-evaluating expressions. Now, I did tried to use the same to get the result of an ASCI file plotted which I'm storing during run time via an VerilogA script. sprintf(nil "%s/psf" openResults()) getAsciiWave(strcat(resDir3 "/strobe.asc") 1 2 ?xskip 0 ?yskip 0 ?formatFloat nil ?xName "Iload" ?xUnits "A" ?yName "Efficiency" ?yUnits "pc") First expression above works perfectly and second seems to work post simulation as it appears I'm getting the right data type into the Maestro session. Only when I do plot the waveform (via right mouse button klick --> plot) it will become re-re-evaluated and here I'm getting to the general psf directory and not the point directory. Running the same command from ICFB window or the calculator works perfectly fine when I'm using the correct data path. Anything I could add or do different to have direct access via the getAsciiWave? Thanks in advance, Norbert
↧
↧
Forum Post: RE: Create artwork error
Can i know how you fixed this error
↧
Forum Post: RE: CreateSnapshot for an exact bbox
Very Informative post…Thanks If you are Looking for the best men's boxers? we have compiled a list of the best underwear brands with all size ( boxers extra small , small,medium,extralarge) .
↧
Forum Post: Varying a digital IIR filter's poles&zeros over time
Is there a better approach to varying the coefficients of a digital IIR over time to adjust the values of its poles and zeros than just recalculating the whole thing every time it changes? For example, lots of synth programs can apply an LFO to the cutoff frequency of a low/high pass filter. I can do some polynomial multiplication to get the coefficients for an IIR filter given its poles and zeros, but am wondering if there is a better way to adjust them over time than simply doing all the calculations over again for new poles/zeros. Particularly, I'm curious if there is a method that will more or less work for an arbitrary number of poles and zeros. You could use a filter implementation (state space) that directly uses the pole/zero values instead of a polynomial. That might be computationally more expensive, though (as you are taking a trip through the domain of complex numbers even though your inputs and output are real), and possibly numerically iffy.As far as I am aware, modifying filter behavior while introducing as few artefacts as possible is still an area of research. You might get away with just adjusting the filter coefficients if you do it slowly, but this does not mean this is the best method.In an audio application, I assume they do not switch filter coefficients abruptly, but instead do a cross-fade between the (settled) first filter and the (mostly or completely settled) target filter to avoid audible artefacts
↧