It's effectively an internal common-mode node; it doesn't have much (if any - I didn't exhaustively check it through) influence on the output (it might if the ibias is large enough, or you're slew rate limiting - I didn't really check through the equations in the Verilog-A code. You have the code, so you could work through that yourself. Andrew
↧