I managed to found the solution. In ncsim environment, after the compilation of the top Verilog netlist, I run the command ncdc -output ./mydc.v my_lib.top:snap and it generated a top Verilog file with all the "included" modules now inline. I am posting my answer in case someone finds it useful.
↧