Off the top of my head, I don't know if this can be done - I can check. However, first I'd like to understand why you'd want this? It's not required in the Verilog language (whereas it is for non-scalar nets). Regards, Andrew.
↧