you might want to post this to CustomIC and maybe a verilog expert there can help. It seems like the direction is getting mangled from INOUT to OUTPUT somewhere - but I'm not a verilog expert, so unfortunately I can't suggest where to look.
↧