By the way, The document you thankfully gave to me ( Session CUS12 : Using Virtuoso® ADEGXL Circuit Optimiser to Reduce Time-to-Market for Complex Analog Circuit Design in 40nm )is not valid any more, nor I can find it in the internet, can you please send me again ?
↧