Quantcast
Channel: Cadence Technology Forums
Viewing all articles
Browse latest Browse all 62969

Forum Post: DRC Error Virtuoso 6.1.8 PVS 16.12

$
0
0
hi, I am trying to create the layout of my schematics. Unfortunately I have a few big capacitors and the error I get when I run DRC check is : M6.DN.5:L : M6 density inside CTMDMY over any 200 um x 200 um area (checked by stepping in 100 um increments) [the overlapped area of checking window and CTMDMY >= 2500 um2] >= 0.5 DENSITY MCAPx_CTMDMY CTMDMY -lt 0.500000 -window 200.000000 200.000000 -step 100.000000 100.000000 -inside_of layer CHIPx -backup -print M6.DN.5L.density M6.DN.5:L:L266326 and I can't understand what this is about. If I make a smaller capacitor then there is no error. But if I use multiple instances of small capacitors then i get again the same error. I've also measured CMTDMY area and is larger than two times the capacitor(metal) area.

Viewing all articles
Browse latest Browse all 62969

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>