Forum Post: RE: Access design variables from Verilog-A file

Solved. 1. Define a parameter inside the model. 2. In the instance of the model, set the parameter to the design variable. 3. The parameter can now be used in the model.