Quantcast
Channel: Cadence Technology Forums
Viewing all articles
Browse latest Browse all 62619

Forum Post: RE: resistor noise simulation by transient analysis

$
0
0
hi, Andrew I have remove the isin source and replace idc by vdc and set the vdc =100mV, but cannot simulate the noise, for ideal current or voltage source, net current and voltage will be locked or clamp by the "ideal source", so if want to evaluate the single device noise level and characteristic, what's the most easy and right way to simulate noise in this case?

Viewing all articles
Browse latest Browse all 62619

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>