Quantcast
Channel: Cadence Technology Forums
Viewing all articles
Browse latest Browse all 62847

Forum Post: RE: Noise sources in PSS analysis

$
0
0
Hi ,I am not sure when you can see this message .I am a new beginner in IC desigen, Can i ask an question about VerilogA ?In the Veilog-A manual ,I see this code ,but i cann't understand what is kf, ef,af. In this manual ,it also doesn't give any comment. Could you give me answer? I am really sorry to bother you . ,and looking forword to your reply. thanks . module diode (a, c) ; inout a, c ; electrical a, c ; parameter real rs=0, is=1e-14, tf=0, cjo=0, phi=0.7 ; parameter real kf=0, af=1, ef=1 ; analog begin I(a, c) <+ is*(limexp((V(a, c)-rs*I(a, a))/$vt) - 1); I(a, c) <+ white_noise(2* `P_Q * I(a, c)) ; I(a, c) <+ flicker_noise(kf*pow(abs(I(a, c)),af),ef); end endmodule

Viewing all articles
Browse latest Browse all 62847

Trending Articles