Quantcast
Channel: Cadence Technology Forums
Viewing all articles
Browse latest Browse all 62737

Forum Post: RE: Troubleshooting Signal Integrity Issues in Custom PCB Design - Emmanuel Katto

$
0
0
Hi Emmanuel, 1.General design best practices for reflection are avoid impedance mismatching and big discontinuities like a via stub. 2. Cadence Sigrity Reflection workflow allow you to quickly identify the relative impact of layout features and routing on signal reflections You can get it from COS (Cadence Online Support) portal. For example, click the below COS link for Aurora Topology Extraction Workflow RAK: Sigrity Aurora: Reflection Workflow: https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1O3w000009m6PQEAY You can also extract S-Parameter and take a look into the TDR response to identify discontinuities. 3. Impedance mismatching, via stub, traces running too close to each other, lack of return path are common pitfalls to avoid/be aware during the routing. Thanks, Javier

Viewing all articles
Browse latest Browse all 62737

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>