Quantcast
Channel: Cadence Technology Forums
Browsing all 62835 articles
Browse latest View live

Forum Post: Genus: Problem with long module name due to parameter types

Hello, I'm currently synthesizing a SytemVerilog design using Genus 19.11. In the report, I'm getting the information, that there is one subdesign with a long module name. It turned out that this long...

View Article


Forum Post: RE: Genus: Problem with long module name due to parameter types

I found at least a solution to my question 1.: Setting hdl_parameter_naming_style "" will completely remove also the parameters including types by replacing them with an empty string.

View Article


Forum Post: RE: Text variables

try axlTriggerSet('save 'add_text)

View Article

Forum Post: RE: Allegro 17.4 always reports new files as created in 17.2

In User Preferences, search for the variable "databse_compatibility_mode". I think its in "unsupported" folder. It looks like you have it set to only export 17.2 from 17.4.

View Article

Forum Post: How to magnify a board on a film view

I have a small board that is not readable even though the document is 11' x 17'. Is there a way I could expand/magnify the board along with the components on them to make them legible? I have created...

View Article


Forum Post: RE: How to transfer custom title block from Orcad Capture to PCB...

I was able to place it into a mechanical symbol , I did not know that I wouldn't be able to place it into format symbol. What I was trying to do finally worked using dxf export/import. What happened...

View Article

Forum Post: RE: How to transfer custom title block from Orcad Capture to PCB...

Thank you Excellon. I do see my titleblock is now visible in format symbols. What I was trying to do finally worked using dxf export/import. What happened is that I wasn't mapping the layers right and...

View Article

Forum Post: RE: What is the Assembler equivalent of loading save output state...

Hi Frank, Thank you for the suggestion. However, I don't see Outputs in any of the MTE fields. Maybe I'll add that as a suggestion for request to Cadence when I file the customer support request as...

View Article


Forum Post: RE: How to magnify a board on a film view

Hi this sounds like what is called creating a detail in Orcad/Allegro. Basically it is a view of an area of the board that gets copied and enlarged. Normally this gets used for documentation purposes....

View Article


Forum Post: RE: How to magnify a board on a film view

Thank you for your reply Excellon. I do need this for documentation purposes and it sounds like just what I need. However, I wasn't able to pull it off. I don't really understand the last left click...

View Article

Forum Post: RE: Verilog A ADC design

Dear Asad, I hope it helps to solve your request! Good luck Asad! Shawn

View Article

Forum Post: RE: Allegro 17.4 always reports new files as created in 17.2

Thanks for the reply. If I go to Setup->User Preferences and select the Drawing folder there is a database_compatibility_mode field. It is blank, but if I click on the pull-down arrow it shows a...

View Article

Forum Post: RE: How to magnify a board on a film view

After you change the scaling factor and you can still see the box, just move the box to the area you want the detail to be in and left click to place it. Don't use right click done,

View Article


Forum Post: RE: Text variables

That's a very handy utility & a time saver. Thanks for the info RF.

View Article

Forum Post: RE: Allegro 17.4 always reports new files as created in 17.2

The first time I tried it, I cleared the 17.2 option but didn't click "apply" Worst case, check your pcbenv/env file. Look for a line in the bottom section that says: "set database_compatibility_mode...

View Article


Forum Post: RE: Allegro 17.4 always reports new files as created in 17.2

See the following article on Cadence Online Support: A .dra file saved using 17.4 release gives a message that it is created using 17.2 release when opened in 17.4

View Article

Forum Post: RE: Allegro 17.4 always reports new files as created in 17.2

Hmm, I see no such setting in the env file (C:\Cadence\SPB_17.4\share\pcb\text\env).

View Article


Forum Post: RE: Allegro 17.4 always reports new files as created in 17.2

Then you don’t have that setting enabled. You should be ok once you save the board. It should be in 17.4

View Article

Forum Post: RE: How to magnify a board on a film view

I couldn't see it at the beginning because the scale factor was too big probably bigger than the canvas itself. That worked like a charm! thank you Sir.

View Article

Forum Post: RE: How to add PSpice model to CIS component?

The content is utmost interesting! I have completely enjoyed reading your points and have come to the conclusion that you are right about many of them. You are great - couponsva

View Article
Browsing all 62835 articles
Browse latest View live