Quantcast
Channel: Cadence Technology Forums
Browsing all 63097 articles
Browse latest View live
↧

Forum Post: RE: Calculate DNL of a DAC in Cadence

Thanks for your reply! The clock period and pulse width are 8u and 4u, respectively. So I set the "Sampling signal/list/step" to 8u. The result doesn't seem to be correct to me. Is there anything that...

View Article


Forum Post: Bit pattern generator for mixed signal simulation

Hello, I am using Cadence Virtuoso IC6.1.5 64 bit. In my design I have analog and digital parallel in-parallel out shift register. I need to fill this register with binary data. I am using Verilog to...

View Article


Forum Post: Post-synthesis Simulation Failing when lp_insert_clock_gating true

When I enable clock gating in my synthesis flow (using Genus 18.15), my simulation (using Xcelium) on the post-synthesis netlist fails. The simulation succeeds pre-synthesis and also if I remove...

View Article

Forum Post: RE: Bit pattern generator for mixed signal simulation

Hi @NirNand I would live to help you with this issue, I can write some SKILL code that can automatically generate this binary data in various formats that will handle both Spice (Spectre,Hspice, AFS)...

View Article

Forum Post: Convert "xxxxxb#b" to "xxxxx"

Where "xxxxx" can be any sub string and "#" can be any number. However "#" would rarely be more than two digits. The two "b" characters that are converted to " " are always "b". An example input string...

View Article


Forum Post: Assura probing through Skill

I have a design where I would like to probe some nets. I can load the run and probe nets in the design with the Assura Probing tool. I was wondering if this form calls SKILL commands to perform the...

View Article

Forum Post: RE: Convert "xxxxxb#b" to "xxxxx"

Hi MorrisDH , What about this ? procedure(charReplace(str) when(pcreMatchp("(.+)b([0-9]+)b$" str) sprintf(nil "%s " pcreSubstitute("\\1") pcreSubstitute("\\2")) ) )

View Article

Forum Post: Drawing level property

I want to extract a design level property using Skill. so that I can assign it to a variable and use it with Set title_Allegro. I have been tring all sorts of axl commands but cannot find the correct...

View Article


Forum Post: RE: Drawing level property

axlDBGetProperties( axlDBGetDesign() "allegro" ) should do it. Other way to access design level properties: axlDBGetDesign()->prop~>?? axlDBGetDesign()->prop->VERSION_ID...

View Article


Forum Post: RE: Drawing level property

Thanks axlDBGetDesign()->prop->VERSION_ID appears to do the job

View Article

Forum Post: RE: place via array acting funny

Submitted help ticket to our VAR and they confirmed it is a bug.

View Article

Forum Post: Trigger a Skill Code by Selecting/Deselecting an Instance in...

Hello, Is there a way to call-back a user defined skill code after I select an instance in schematic. I found a similar question on this forum but they suggest using leRegUserLayerSelectionFilter. This...

View Article

Forum Post: Running Monte Carlo simulations on a statistical corner in ADE XL

Hi, I am attempting to run a mismatch only Monte Carlo simulation on a statistical corner in ADE XL on ICADV12.3, but I get the following error: "ERROR (ADEXL-1751): The 'Monte Carlo Sampling' run mode...

View Article


Forum Post: RE: Convert "xxxxxb#b" to "xxxxx"

That works. I need to read up on pcreSubstitute but that's OK. Thanks,

View Article

Forum Post: Allegro PCB Design - 17.2 2016

Hi, I am trying to update the PCB Layout ( created with he same version 17.2 2016). When I try to change the options in the Display --> Color/Visibility , it Pops out a Window with the following...

View Article


Forum Post: Pin connected to shape/line Report

I'm using 17.2 and would like to generate a report that tells me if a component pad is connected to a line or a shape. In the information tool, when selecting a pin, this shows up as "Connected shapes:...

View Article

Forum Post: Is there a SKILL code to automatically add labels on...

Is there a SKILL code to automatically add labels on wire/path/pathseg on VXL layout IC6.1.7 except for power lines and net###?

View Article


Forum Post: RE: Allegro PCB Design - 17.2 2016

Have you run DB Doctor on it? It can be found under the utilities folder. Run it standalone before opening Allegro.

View Article

Forum Post: Ocean Script (AMS simulator): How to save only digital or analog...

Hi, May I know to modify the following ocean script to save only the digital or analog nets? ocnWaveformTool( 'wavescan ) simulator( 'ams ) solver( 'UltraSim ) ... saveOption( 'netLevelsToSave "all" )...

View Article

Forum Post: Layer Information at a point

Is there a skill function to obtain the overlapping layer information at a point say (x,y). Also is it possible to get their database id's. Cadence Version: IC6.1.6

View Article
Browsing all 63097 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>