Cadence Technology Forums

the code works correctly for me in 16.6 & 17.2: \t (00:00:01) allegro 17.2 S059 Windows SPB 64-bit Edition \t (00:00:01) Journal start - Tue Sep 24 06:21:25 2019 \t (00:00:01) Host=ASUS-LAPTOP User=davidh Pid=14600 CPUs=8 \t (00:00:01) CmdLine= allegro \t (00:00:01) (00:00:01) Loading axlcore.cxt \t (00:00:03) Opening existing design... \d (00:00:03) Design opened: D:/XXXXX.brd \i (00:00:03) trapsize 444 \i (00:00:03) trapsize 458 \i (00:00:03) trapsize 369 \i (00:00:03) trapsize 379 \i (00:00:04) generaledit \i (00:00:09) skill '`'(load "c:/users/davidh/documents/mask_test.ils")`'' (00:00:09) t \i (00:00:15) mppads \i (00:00:15) setwindow text \i (00:00:15) stick \i (00:00:15) generaledit \i (00:00:19) setwindow text \i (00:00:19) close \i (00:00:23) exit \t (00:00:23) Journal end - Tue Sep 24 06:21:47 2019

Hi Andrew, thanks fot your quick reply. The reason for the question is just curiosity and to better understand the solutions generated using it. Kind regards, Christian

Hi, Did you try just waving the DRC in the library editor and save? By doing this your part can be placed on the board without the DRC's showing up. I know for sure that this works fine when you add an SMD pin over copper. However, I'm not totally sure this approach would work with a Thru- hole pin setup. Because I've never done it. But, you should give it a shot. Cheers

So, I've screwed up my Ultra librarian setup somehow and don't recall what I did. This is the error message: It's the same regardless of what package I'm trying to create.

The tool should have the capability to recognize the shape/vias as a single entity and disregard same net via to via spacing issues for that layer only. Unfortunately it does not.

Did you get a respose about this?

Dear Lock2002, There are always tools that can solve the above problem. And I used one of them. I might not remember exact name but you can try CAM350 (DownStream) or ValorNPI (Mentor Graphics). I hope Cadence has a competitive tool/way to solve the problem.

Thank you. The problem is solved

Hello Cadence, I have a .brd file and I want to use Cadence Package designer, which requires the file to be a .mcm file. What is the best way to convert the .brd file to a .mcm file? Thanks, Liz

CAM350 is what we use, but I'd rather be able to deal with it while still in Allegro.

should I simply run ADE (press the run button) without any analyse in it ?

Yes. Note that if you are using ADE XL (probably Explorer and Assembler), it will complain at you and not run, but you can then do: envSetVal("adexl.simulation" "ignoreAnalysisCheck" 'boolean t) Can you also outline more detail about the PSS setup and what PAC sweeps you wish to run? Then I can also advise if there's a better way of doing what you want to do (e.g. with PXF instead). Regards, Andrew.

You could just extract the appropriate stop command(s) from the xrun.key or xmsim.key file into a new file and source that. - Doug

yes you are right the code is working but it was not finding soldermask missing for through hole pins i'm trying to check the code to implement the soldermask missing check for through hole as well.pls share if any one has already implemented it

Dear Andrew, I need -N to +N sideband input and for each sideband input I need its -N to +N sidebands output. Kind Regards,

Our wonderful "IT" organization is removing Adobe Acrobat and replacing the tool with Nitro Pro 12. (Version of Capture aka Orcad is 16.6) We are able to create the 3 ps files using the tcl script, but we have been unable to figure out how to post process these in Nirto. I understand this is not a Cadence issue, but I am hoping some one in the community has figured this out. BTW they have taken away our Local Admin rights and our hands are tied....... Kind Regards, Wild.

My condolences. I would suggest adding Ghostscript in parallel.

Yes, I would agree, but I would need to get IT to do this and they really don't understand anything outside of thier "script". It's like dealing with Comcasx. Thanks anyway

Adobe can be annoying even at $15 a month (no, I don't want Photoshop. No, I don't... ok. block.) IT made a decision that shuts down engineering release. Go ahead and have your management run this up the chain of command. I'll make popcorn.

LOL.... Right pass it up to management. They want us to move to Altium.... I don't want to make management look to closely.

Latest Images