Quantcast
Channel: Cadence Technology Forums
Browsing all 62768 articles
Browse latest View live

Forum Post: RE: how make Pcell from flattened Pcell with same parameters as...

Just I have added more information to post for ease of understanding ( Complete information , Earlier this cell was in CDB format I have converted in OA format) Please suggest me how to resolve this...

View Article


Forum Post: RE: Re-evaluating an "eval err" expression after simulation

Hi RuihW, For the first part of your question, yes, it is possible to change your expressions and re-evaluate the modified output to get new results without having to re-run. This can be done using...

View Article


Forum Post: RE: how make Pcell from flattened Pcell with same parameters as...

Thanks Andrew for giving insight, This Tech library was in CDB format , Step1. I have converted into OA format. Step2. When I am instantiating in my layout view as Pcell I am getting following error...

View Article

Forum Post: RE: Where are Custom Calculator Functions stored when loaded by...

Using HTML tags is a brilliant idea, I din't know this was allowed in these strings. Thank you very muich.

View Article

Forum Post: Error doing in Local Optimisation in ADE Assembler

Hello, I am trying to perform local optimization in Cadence Virtuoso 6.1.7 ADE Assembler. However, I am encountering an error as shown in the picture. What steps should I take to resolve this? I have...

View Article


Forum Post: Accessing Yield conditions

Hi, I am trying to access the variables used in a montecarlo run via skill. For example here I used two temperatures and I would like to know them: I was able to open the result database via...

View Article

Forum Post: RE: how make Pcell from flattened Pcell with same parameters as...

Yogesh, In the original PDK, the technology library tsmc35mm would have contained a libInit.il file which loaded some SKILL and context files (usually positioned within the library or in a directory...

View Article

Forum Post: RE: Error doing in Local Optimisation in ADE Assembler

You need to have a Setup State saved with the starting point for each parameter and design variable. You can do this by going to Window→Assisants→Variables and Parameters, and then first using the...

View Article


Forum Post: RE: TI components missing from PSPICE for TI

For the issue with the greyed out "Generate Part" button the solution is to select the .dsn file (or any other part of the project apparently) before opening the Tools dropdrown. See TI forum post...

View Article


Forum Post: Ignore dummies in PVS using GPDK 45nm

I would like to Ignore dummies when performing LVS using PVS. I'm using the virtual foundry GPDK 45nm (Cadence) to do some research. I note in this post:...

View Article

Forum Post: RE: Ignore dummies in PVS using GPDK 45nm

I don't have time right now to answer this properly, but I did want to say that I believe the post from BrendaGray was generated by something like ChatGPT (I did some searching at the time and found a...

View Article

Forum Post: RE: Ignore dummies in PVS using GPDK 45nm

So 'lvsIgnore' is a Virtuoso instance property. This is there to influence when to ignore devices relating to Virtuoso Layout Suite XL binding. 'lvsIgnore' has no direct input into PVS LVS. It is not...

View Article

Forum Post: RE: Ignore dummies in PVS using GPDK 45nm

Good Lord first trolls now something AI, what next for us?

View Article


Forum Post: RE: Ignore dummies in PVS using GPDK 45nm

[quote userid="504269" url="~/cadence_technology_forums/f/custom-ic-design/58945/ignore-dummies-in-pvs-using-gpdk-45nm/1397223#1397223"]Good Lord first trolls now something AI, what next for...

View Article

Forum Post: General Considerations when routing DDR nets in high-speed design!

At times PCB designers get confused looking at the serpentine traces on PCB boards and why they’re routed the way they are, especially in boards involving DDR memory interfaces. They wonder at what...

View Article


Forum Post: RE: PCB Designer Professional 17.4 - Menu font too large when...

Hi Spencerb, I have seen that such cases are almost always resolved by adjusting the Display Resolution in Windows Display settings. Usually a high resolution laptop screen is disproportionately large...

View Article

Forum Post: RE: how make Pcell from flattened Pcell with same parameters as...

it means a lot for me, It is working just like that . I haven't placed file as *.il you mentioned above, Now I did that. I shared with my team about your suggestion. All members are extending big...

View Article


Forum Post: RE: Ignore dummies in PVS using GPDK 45nm

looking through the Cadence PVS Developers Guide as suggested by RobMan I created a file containing the line lvs_filter yes -mos as suggested on p849 I then added the file to the rules section of the...

View Article

Forum Post: Unable to open the waveform file `ecg/.csv'. Ensure that the...

Hi , Hope you are doing well, I need help importing the.csv file to my ade.xl. I am facing a problem importing the csv file in the design variable, and i have attached screenshots of the errors that...

View Article

Forum Post: RE: PCB Designer Professional 17.4 - Menu font too large when...

Usually my laptop is closed and I only use my two monitors. I tried a few things and none are working, see the images. Image 1: I turned my laptop screen on in addition to my monitors and kept my...

View Article
Browsing all 62768 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>